Code mapping algorithm for custom instructions on reconfigurable instruction set processors

Author：

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.102, Iss.1, 2015-01, pp. : 18-31

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Exploring opportunities to improve the performance of a reconfigurable instruction set processor

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 481-500

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors

By Chang T-C.

Journal of Electronic Testing, Vol. 16, Iss. 1-2, 2000-02 ,pp. : 13-27

Springer Publishing Company

Access to resources Recommend Favorite

A parallel numerical algorithm on a reconfigurable multi-ring network

By Arabnia Hamid Taha Thiab

Telecommunication Systems, Vol. 10, Iss. 1-2, 1998-10 ,pp. : 185-202

Springer Publishing Company

Access to resources Recommend Favorite

An optimisation communication cost algorithm for dynamically reconfigurable FPGAs

By Kao Chi-Chou

International Journal of Electronics, Vol. 97, Iss. 2, 2010-02 ,pp. : 177-182

Taylor & Francis Ltd

Access to resources Recommend Favorite

On fast iterative mapping algorithms for stripe based coarse-grained reconfigurable architectures

International Journal of Electronics, Vol. 102, Iss. 1, 2015-01 ,pp. : 3-17

Taylor & Francis Ltd

Access to resources Recommend Favorite