On the design of LPM address generators using multiple LUT cascades on FPGAs

Author:  

Publisher: Taylor & Francis Ltd

ISSN: 1362-3060

Source: International Journal of Electronics, Vol.94, Iss.5, 2007-05, pp. : 451-467

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract