Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs

Author： Sterpone L.   Sonza Reorda M.   Violante M.   Kastensmidt F.   Carro L.  

Publisher： Springer Publishing Company

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.23, Iss.1, 2007-02, pp. : 47-54

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms

By Bolchini Cristiana   Miele Antonio   Sandionigi Chiara  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 779-793

Springer Publishing Company

Access to resources Recommend Favorite

Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs

By Girard Patrick  

Journal of Electronic Testing, Vol. 21, Iss. 1, 2005-02 ,pp. : 43-55

Springer Publishing Company

Access to resources Recommend Favorite

A Fault Tolerant Technique for FPGAs

By Emmert J.M.  

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 591-606

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

By Girard Patrick  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 161-172

Springer Publishing Company

Access to resources Recommend Favorite

Testing the Local Interconnect Resources of SRAM-Based FPGA's

By Renovell M.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 513-520

Springer Publishing Company

Access to resources Recommend Favorite