Design and analysis of 20 Gb/s inductorless limiting amplifier in 65 nm CMOS technology

Author： Rui He   Jianfei Xu   Na Yan   Jie Sun   Liqian Bian   Hao Min  

Publisher： IOP Publishing

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.35, Iss.10, 2014-10, pp. : 105002-105008

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

A 3 Gb/s multichannel transceiver in 65 nm CMOS technology

By  

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15003-15010

IOP Publishing

Access to resources Recommend Favorite

8 Gbits/s inductorless transimpedance amplifier in 90 nm CMOS technology

By Atef Mohamed   Aznar Francisco   Schidl Stefan   Polzer Andreas   Gaberl Wolfgang   Zimmermann Horst  

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 1, 2014-04 ,pp. : 27-36

Springer Publishing Company

Access to resources Recommend Favorite

An Inductorless 300 MHz Wideband CMOS Power Amplifier

By Sjo¨land H.  

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 1, 1999-10 ,pp. : 57-65

Springer Publishing Company

Access to resources Recommend Favorite

A 3.3 V 72.2 Mbit/s 802.11n WLAN transformer-based power amplifier in 65 nm CMOS

By Fritzin Jonas  

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 241-247

Springer Publishing Company

Access to resources Recommend Favorite

Experimental characterization of peripheral photocurrent in CMOS photodiodes down to 65 nm technology

By Blanco-Filgueira B.   López P.   Roldán J.B.  

Semiconductor Science and Technology, Vol. 28, Iss. 4, 2013-04 ,pp. : 45011-45017

IOP Publishing

Access to resources Recommend Favorite