Performance analysis of a complete adiabatic logic system driven by the proposed power clock generator

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.35, Iss.9, 2014-09, pp. : 95001-95007

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Dual-rail improved adiabatic pseudo-domino logic with auxiliary clock: a low-power partially-adiabatic CMOS logic family

By Tan W.M. Lau K.T.

Microelectronics International, Vol. 20, Iss. 2, 2003-05 ,pp. : 16-18

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Low power switched output adiabatic logic

By Wang W. Y. Lau K. T.

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 589-594

Taylor & Francis Ltd

Access to resources Recommend Favorite

Power Consumption of Asymptotically Adiabatic Static Logic Gates

By Losev V. V. Starosel'skii V. I.

Russian Microelectronics, Vol. 33, Iss. 3, 2004-05 ,pp. : 188-194

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Power Consumption of Quasi-adiabatic Logic Gates

By Losev V. V. Starosel'skii V. I.

Russian Microelectronics, Vol. 32, Iss. 6, 2003-11 ,pp. : 323-332

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

Performance Analysis of Communication System with Nonlinear Power Amplifier

By Iofedov Ilia Gutman Igor Wulich Dov

International Journal of Wireless Information Networks, Vol. 20, Iss. 3, 2013-09 ,pp. : 204-214

Springer Publishing Company

Access to resources Recommend Favorite