Related content

ESD robustness concern and optimization for high-voltage p-type LDMOS transistor with thin gate oxide used as the output driver

By Liu Siyang   Wang Hao   Ye Ran   Zhang Chunwei   Sun Weifeng  

Semiconductor Science and Technology, Vol. 29, Iss. 11, 2014-11 ,pp. : 115004-115010

IOP Publishing

Access to resources Recommend Favorite

A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp

By Hongwei Pan   Siyang Liu   Weifeng Sun  

Journal of Semiconductors, Vol. 34, Iss. 1, 2013-01 ,pp. : 14007-14011

IOP Publishing

Access to resources Recommend Favorite

Impact of parasitic resistance on the ESD robustness of high-voltage devices

By Lijuan Lin   Lingli Jiang   Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 33, Iss. 1, 2012-01 ,pp. : 14005-14009

IOP Publishing

Access to resources Recommend Favorite

Novel 700 V high-voltage SOI LDMOS structure with folded drift region

By  

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 24008-24012

IOP Publishing

Access to resources Recommend Favorite

Increasing substrate resistance to improve the turn-on uniformity of a high-voltage multi-finger GG-nLDMOS

By Chuan He   Lingli Jiang   Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 34, Iss. 1, 2013-01 ,pp. : 14006-14009

IOP Publishing

Access to resources Recommend Favorite