ESD robustness concern and optimization for high-voltage p-type LDMOS transistor with thin gate oxide used as the output driver

By Liu Siyang   Wang Hao   Ye Ran   Zhang Chunwei   Sun Weifeng  

Semiconductor Science and Technology, Vol. 29, Iss. 11, 2014-11 ,pp. : 115004-115010

IOP Publishing

Access to resources Recommend Favorite

Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection

By Hailian Liang   Shurong Dong   Xiaofeng Gu   Lei Zhong   Jian Wu   Zongguang Yu  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 94005-94008

IOP Publishing

Access to resources Recommend Favorite

Lateral high-voltage devices using an optimized variational lateral doping

By Chen X. B.   Mawby P. A.   Salama C. A. T.   Towers M. S.   Zeng J.   Board K.  

International Journal of Electronics, Vol. 80, Iss. 3, 1996-03 ,pp. : 449-459

Taylor & Francis Ltd

Access to resources Recommend Favorite

A novel NLDMOS with a high ballast resistance for ESD protection

By Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 24005-24008

IOP Publishing

Access to resources Recommend Favorite

Increasing substrate resistance to improve the turn-on uniformity of a high-voltage multi-finger GG-nLDMOS

By Chuan He   Lingli Jiang   Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 34, Iss. 1, 2013-01 ,pp. : 14006-14009

IOP Publishing

Access to resources Recommend Favorite