Design of an Efficient Charge‐Trapping Layer with a Built‐In Tunnel Barrier for Reliable Organic‐Transistor Memory

Publisher: John Wiley & Sons Inc

E-ISSN: 1521-4095|27|4|706-711

ISSN: 0935-9648

Source: ADVANCED MATERIALS, Vol.27, Iss.4, 2015-01, pp. : 706-711

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract