A high voltage Bi-CMOS compatible buffer super-junction LDMOS with an N-type buried layer

Author： Wei Wu   Bo Zhang   Jian Fang   Xiaorong Luo   Zhaoji Li  

Publisher： IOP Publishing

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.35, Iss.1, 2014-01, pp. : 14009-14013

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

BiCMOS domino: a novel high-speed dynamic BiCMOS logic

By Menon Sankaran M.   Jayasumana Anura P.   Malaiya Yashwant K.  

International Journal of Electronics, Vol. 83, Iss. 2, 1997-08 ,pp. : 177-190

Taylor & Francis Ltd

Access to resources Recommend Favorite

A High Voltage Line Driver for Subscriber Loop Interfaces in a Low Voltage Submicron BiCMOS Technology

By Aliahmad M.   Salama C.A.T.  

Analog Integrated Circuits and Signal Processing, Vol. 17, Iss. 3, 1998-11 ,pp. : 261-274

Springer Publishing Company

Access to resources Recommend Favorite

Low-Voltage BiCMOS Four-Quadrant Multiplier and Squarer

By Liu S-I.   Lee J-L.   Chang C-C.  

Analog Integrated Circuits and Signal Processing, Vol. 20, Iss. 1, 1999-07 ,pp. : 25-29

Springer Publishing Company

Access to resources Recommend Favorite

BiCMOS bandgap voltage reference with base current compensation

By Filanovsky I. M.   Cai Sean S.  

International Journal of Electronics, Vol. 81, Iss. 5, 1996-11 ,pp. : 565-570

Taylor & Francis Ltd

Access to resources Recommend Favorite

A high speed, precision voltage buffer in a submicron CMOS process

By Wolfer Skye   Comer Donald T.   Comer David J.  

International Journal of Electronics, Vol. 87, Iss. 12, 2000-12 ,pp. : 1443-1452

Taylor & Francis Ltd

Access to resources Recommend Favorite