Related content

ESD robustness concern and optimization for high-voltage p-type LDMOS transistor with thin gate oxide used as the output driver

By Liu Siyang   Wang Hao   Ye Ran   Zhang Chunwei   Sun Weifeng  

Semiconductor Science and Technology, Vol. 29, Iss. 11, 2014-11 ,pp. : 115004-115010

IOP Publishing

Access to resources Recommend Favorite

Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection

By Hailian Liang   Shurong Dong   Xiaofeng Gu   Lei Zhong   Jian Wu   Zongguang Yu  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 94005-94008

IOP Publishing

Access to resources Recommend Favorite

A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp

By Hongwei Pan   Siyang Liu   Weifeng Sun  

Journal of Semiconductors, Vol. 34, Iss. 1, 2013-01 ,pp. : 14007-14011

IOP Publishing

Access to resources Recommend Favorite

Optimization of ESD protection structures suitable for BCD6 smart power technology

By Meneghesso G.   Novembre N.   Zanoni E.   Sponton L.   Cerati L.   Croce G.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1589-1594

Elsevier

Access to resources Recommend Favorite

Design optimization of ESD protection and latchup prevention for a serial I/O IC

By Huang C.-Y.   Chen W.-F.   Chuan S.-Y.   Chiu F.-C.   Tseng J.-C.   Lin I.-C.   Chao C.-J.   Leu L.-Y.   Ker M.-D.  

Microelectronics Reliability, Vol. 44, Iss. 2, 2004-02 ,pp. : 213-221

Elsevier

Access to resources Recommend Favorite