Related content

Verification and validation of simulation models

By Sargent R G  

Journal of Simulation, Vol. 7, Iss. 1, 2013-02 ,pp. : 12-24

Palgrave Macmillan Ltd

Access to resources Recommend Favorite

Validating state-dependent queueing models for uninterrupted traffic flows using simulation

By Van Woensel Tom   Wuyts Bart   Vandaele Nico  

4OR: Quarterly journal of the Belgian, French and Italian operations research societies, Vol. 4, Iss. 2, 2006-06 ,pp. : 159-174

Springer Publishing Company

Access to resources Recommend Favorite

Differencing logical UML models

By Xing Zhenchang  

Automated Software Engineering, Vol. 14, Iss. 2, 2007-06 ,pp. : 215-259

Springer Publishing Company

Access to resources Recommend Favorite

Timed verification of the generic architecture of a memory circuit using parametric timed automata

By Chevallier Remy   Encrenaz-Tiphene Emmanuelle   Fribourg Laurent   Xu Weiwen  

Formal Methods in System Design, Vol. 34, Iss. 1, 2009-02 ,pp. : 59-81

Springer Publishing Company

Access to resources Recommend Favorite

An approach for machine-assisted verification of Timed CSP specifications

By Göthel Thomas  

Innovations in Systems and Software Engineering, Vol. 6, Iss. 3, 2010-09 ,pp. : 181-193

Springer Publishing Company

Access to resources Recommend Favorite