Designing Dynamic Carry Skip Adders: Analysis and Comparison

Author： Rose Raffaele   Lanuzza Marco   Frustaci Fabio   Purohit Sohan  

Publisher： Springer Publishing Company

ISSN： 0278-081X

Source： Circuits, Systems, and Signal Processing, Vol.33, Iss.4, 2014-04, pp. : 1019-1034

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Easily Testable Cellular Carry Lookahead Adders

By Gizopoulos D.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 285-298

Springer Publishing Company

Access to resources Recommend Favorite

Optimized transmission gate-based CMOS full adders: design and analysis

By Lam Ringo Wai-Kit   Li Chi-Kwong  

International Journal of Electronics, Vol. 88, Iss. 9, 2001-09 ,pp. : 1001-1013

Taylor & Francis Ltd

Access to resources Recommend Favorite

The DynaNet system for modelling, designing and simulating dynamic wireless networks: an overview

By Hurley Stephen   Samko Valentin  

International Journal of Mobile Network Design and Innovation, Vol. 1, Iss. 1, 2005-10 ,pp. : 54-62

Inderscience Publishers

Access to resources Recommend Favorite

Minimal C-testable tests for block-CLA adders

By Moore Will R.  

International Journal of Electronics, Vol. 85, Iss. 5, 1998-11 ,pp. : 611-628

Taylor & Francis Ltd

Access to resources Recommend Favorite

Novel designs for fault tolerant reversible binary coded decimal adders

By      

International Journal of Electronics, Vol. 101, Iss. 10, 2014-10 ,pp. : 1336-1356

Taylor & Francis Ltd

Access to resources Recommend Favorite