Related content

A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures

By Benso A.  

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 179-184

Springer Publishing Company

Access to resources Recommend Favorite

Novel resource allocation methods to support transaction level quality of service for mobile applications

By Varshney Punit Ahluwalia; Upkar  

International Journal of Mobile Network Design and Innovation, Vol. 3, Iss. 4, 2011-09 ,pp. : 239-246

Inderscience Publishers

Access to resources Recommend Favorite

Decentralized BIST Methodology for System Level Interconnects

By Su C.  

Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. : 255-265

Springer Publishing Company

Access to resources Recommend Favorite

Reverse Salients at the Meta-System Level: The Case of Containerization

By Sawhney Harmeet   Wang Xiaofei  

Prometheus, Vol. 27, Iss. 2, 2009-06 ,pp. : 153-169

Routledge Ltd

Access to resources Recommend Favorite

Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault Modeling

By Xia Likun   Farooq Muhammad   Bell Ian   Hussin Fawnizu   Malik Aamir  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 861-877

Springer Publishing Company

Access to resources Recommend Favorite