A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.16, Iss.3, 2000-06, pp. : 179-184

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Estimation of BIST Resources During High-Level Synthesis

By Parulkar I.

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 221-237

Springer Publishing Company

Access to resources Recommend Favorite

Decentralized BIST Methodology for System Level Interconnects

By Su C.

Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. : 255-265

Springer Publishing Company

Access to resources Recommend Favorite

High-Level Controllability and Observability Analysis for Test Synthesis

By Hsu F.F.

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 93-103

Springer Publishing Company

Access to resources Recommend Favorite

High-Level Test Synthesis for Behavioral and Structural Designs

By Papachristou C.A.

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 167-188

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L. Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite