A 0.5 V offset cancelled latch comparator in standard 0.18 μm CMOS process

Author： Mohammadi Khanghah Meysam   Sadeghipour Khosrov  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.79, Iss.1, 2014-04, pp. : 161-169

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

An improved low offset latch comparator for high-speed ADCs

By Sadeghipour Khosrov  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 2, 2011-02 ,pp. : 205-212

Springer Publishing Company

Access to resources Recommend Favorite

A High Speed, Low Voltage CMOS Offset Comparator

By Fayed A.A.  

Analog Integrated Circuits and Signal Processing, Vol. 36, Iss. 3, 2003-09 ,pp. : 267-272

Springer Publishing Company

Access to resources Recommend Favorite

A wideband current-commutating passive mixer for multi-standard receivers in a 0.18 μm CMOS

By Kuan Bao   Xiangning Fan   Wei Li   Zhigong Wang  

Journal of Semiconductors, Vol. 34, Iss. 1, 2013-01 ,pp. : 15003-15011

IOP Publishing

Access to resources Recommend Favorite

A 7 GHz 1.5-V Dual-Modulus Prescaler in 0.18 μm Copper-CMOS Technology

By Li S.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 1, 2002-07 ,pp. : 89-95

Springer Publishing Company

Access to resources Recommend Favorite

Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process

By Lin Chun-Yu   Li Yi-Ju   Ker Ming-Dou  

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 2, 2014-05 ,pp. : 219-226

Springer Publishing Company

Access to resources Recommend Favorite