Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18-μm CMOS process

Author： Lin Chun-Yu Li Yi-Ju Ker Ming-Dou

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.79, Iss.2, 2014-05, pp. : 219-226

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

High LO-RF isolation of zero-IF mixer in 0.18 μm CMOS technology

By Hsu Heng-Ming Lee Tai-Hsing

Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 1, 2006-10 ,pp. : 19-25

Springer Publishing Company

Access to resources Recommend Favorite

A 0.5 V offset cancelled latch comparator in standard 0.18 μm CMOS process

By Mohammadi Khanghah Meysam Sadeghipour Khosrov

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 1, 2014-04 ,pp. : 161-169

Springer Publishing Company

Access to resources Recommend Favorite

A 0.23 pJ 11.05-bit ENOB 125-MS/s pipelined ADC in a 0.18 μm CMOS process

By Yong Wang Jianyun Zhang Rui Yin Yuhang Zhao Wei Zhang

Journal of Semiconductors, Vol. 36, Iss. 5, 2015-05 ,pp. : 55013-55017

IOP Publishing

Access to resources Recommend Favorite

Design and implementation of a 1–5 GHz UWB low noise amplifier in 0.18 μm CMOS

By Shen Ming Tong Tian Mikkelsen Jan Jensen Ole Larsen Torben

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 41-48

Springer Publishing Company

Access to resources Recommend Favorite

High-speed low-voltage CMOS line driver for SerDes applications

By Rogers M.

International Journal of Electronics, Vol. 100, Iss. 4, 2013-04 ,pp. : 575-581

Taylor & Francis Ltd

Access to resources Recommend Favorite