A 20–40 MHz low-power clock oscillator with open-loop frequency calibration and temperature compensation

Author：

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.101, Iss.5, 2014-05, pp. : 699-710

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

A low-power temperature-compensated CMOS relaxation oscillator

By Ni Yuchi Onabajo Marvin

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 2, 2014-05 ,pp. : 309-317

Springer Publishing Company

Access to resources Recommend Favorite

Open-loop power control performance in DS-CDMA networks with frequency selective fading and non-stationary base stations

By Chockalingam A. Milstein L.B.

Wireless Networks, Vol. 4, Iss. 3, 1998-01 ,pp. : 249-261

Springer Publishing Company

Access to resources Recommend Favorite

600MHz BiCMOS digitally controlled oscillator for clock recovery and frequency synthesis PLLs

By Hasan S. M. Rezaul Yusof Azman Aun Lim Chu

International Journal of Electronics, Vol. 88, Iss. 5, 2001-05 ,pp. : 529-541

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Low-Power 100 MHz Analog FIR Filter for PRML Equalization

By Choi J.

Analog Integrated Circuits and Signal Processing, Vol. 28, Iss. 3, 2001-09 ,pp. : 225-238

Springer Publishing Company

Access to resources Recommend Favorite

A low-power direct digital frequency synthesiser

By Yi Shu-Chung

International Journal of Electronics, Vol. 95, Iss. 6, 2008-01 ,pp. : 593-599

Taylor & Francis Ltd

Access to resources Recommend Favorite