600MHz BiCMOS digitally controlled oscillator for clock recovery and frequency synthesis PLLs

Author： Hasan S. M. Rezaul   Yusof Azman   Aun Lim Chu  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.88, Iss.5, 2001-05, pp. : 529-541

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 20–40 MHz low-power clock oscillator with open-loop frequency calibration and temperature compensation

By      

International Journal of Electronics, Vol. 101, Iss. 5, 2014-05 ,pp. : 699-710

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Digitally Controlled Shunt Capacitor CMOS Delay Line

By Andreani P.  

Analog Integrated Circuits and Signal Processing, Vol. 18, Iss. 1, 1999-01 ,pp. : 89-96

Springer Publishing Company

Access to resources Recommend Favorite

Comparison of Two Integrated BiCMOS 950 MHz Direct I/Q Modulators

By Häkkinen J.   Rahkonen T.   Kostamovaara J.  

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 1, 1998-01 ,pp. : 71-83

Springer Publishing Company

Access to resources Recommend Favorite

A 100 MHz to 1 GHz Variable Gain Amplifier in a 8 GHz 1.2 µm BiCMOS Process

By Häkkinen J.   Rahkonen T.   Kostamovaara J.  

Analog Integrated Circuits and Signal Processing, Vol. 15, Iss. 2, 1998-02 ,pp. : 169-181

Springer Publishing Company

Access to resources Recommend Favorite

BiCMOS domino: a novel high-speed dynamic BiCMOS logic

By Menon Sankaran M.   Jayasumana Anura P.   Malaiya Yashwant K.  

International Journal of Electronics, Vol. 83, Iss. 2, 1997-08 ,pp. : 177-190

Taylor & Francis Ltd

Access to resources Recommend Favorite