Schedulability analysis and task mapping for real-time on-chip communication

By Shi Zheng  

Real-Time Systems, Vol. 46, Iss. 3, 2010-12 ,pp. : 360-385

Springer Publishing Company

Access to resources Recommend Favorite

Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching

By  

International Journal of Embedded and Real-Time Communication Systems (IJERTCS), Vol. 1, Iss. 2, 2010-04 ,pp. : 1-22

IGI Global_journal

Access to resources Recommend Favorite

On-chip structures for timing measurement and test

By Kinniment D.J.   Maevsky O.V.   Bystrov A.   Russell G.   Yakovlev A.V.  

Microprocessors and Microsystems, Vol. 27, Iss. 9, 2003-10 ,pp. : 473-483

Elsevier

Access to resources Recommend Favorite

Absorbing boundary conditions for compact modeling of on-chip passive structures

By Ioan Daniel   Ciuprina Gabriela   Radulescu Marius  

COMPEL: Int J for Computation and Maths. in Electrical and Electronic Eng., Vol. 25, Iss. 3, 2006-07 ,pp. : 652-659

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip

By Zergainoh Nacer-Eddine   Baghdadi Amer   Jerraya Ahmed  

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 112-124

Inderscience Publishers

Access to resources Recommend Favorite