Parasitic conduction in a 0.13 $\mu$m CMOS technology at low temperature

E-ISSN： 1764-7177|12|3|61-64

ISSN： 1155-4339

Source： Le Journal de Physique IV, Vol.12, Iss.3, 2002-05, pp. : 61-64

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Low temperature operation of 0.13 $\mu$m Partially-Depleted SOI nMOSFETs with floating body

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 31-34

Edp Sciences

Access to resources Recommend Favorite

A Compact W-Band Reflection-Type Phase Shifter with Extremely Low Insertion Loss Variation Using 0.13 µm CMOS Technology

By Deng Xiao-Dong Li Yihu Wu Wen Xiong Yong-Zhong

Micromachines, Vol. 6, Iss. 3, 2015-03 ,pp. : 390-395

MDPI

Access to resources Recommend Favorite

An Ultra-Low-Voltage High-Performance VCO in 0.13 μm CMOS

By Zhou H. F. Han Y. Dong S. R. Wang C. H.

Journal of Electromagnetic Waves and Applications, Vol. 22, Iss. 17-18, 2008-12 ,pp. : 2417-2426

Taylor & Francis Ltd

Access to resources Recommend Favorite

Low temperature operation of ultra-thin gate oxide sub-0.1 $\mu$m MOSFETs

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 57-60

Edp Sciences

Access to resources Recommend Favorite

Low temperature CMOS-compatible JFET's

Le Journal de Physique IV, Vol. 04, Iss. C6, 1994-06 ,pp. : C6-81-C6-86

Edp Sciences

Access to resources Recommend Favorite