LATCH-UP FREE VLSI CMOS CIRCUITS CONSIDERING POWER-ON TRANSIENTS

E-ISSN： 0449-1947|49|C4|C4-49-C4-52

ISSN： 0449-1947

Source： Le Journal de Physique Colloques, Vol.49, Iss.C4, 1988-09, pp. : C4-49-C4-52

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Comparative research on “high currents” induced by single event latch-up and transient-induced latch-up

By Rui Chen Jian-Wei Han Han-Sheng Zheng Yong-Tao Yu Shi-Peng Shangguang Guo-Qiang Feng Ying-Qi Ma

Chinese Physics B, Vol. 24, Iss. 4, 2015-04 ,pp. : 46103-46108

IOP Publishing

Access to resources Recommend Favorite

CHARACTERIZATION OF ANOMALOUS LATCH-UP EFFECTS BY MEANS OF INFRARED MICROSCOPY AND SPICE SIMULATION

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-809-C4-812

Edp Sciences

Access to resources Recommend Favorite

MOS-DEGRADATION IN INPUT AND OUTPUT STAGES OF VLSI-CMOS-CIRCUITS DUE TO ELECTROSTATIC DISCHARGE

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-303-C4-306

Edp Sciences

Access to resources Recommend Favorite

CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations

By Shauly Eitan N.

Journal of Low Power Electronics and Applications, Vol. 2, Iss. 1, 2012-01 ,pp. : 1-29

MDPI

Access to resources Recommend Favorite

MAXIMUM OPERATING VOLTAGE LIMITATIONS DUE TO PARASITIC BIPOLAR ACTION IN VLSI CMOS

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-387-C4-390

Edp Sciences

Access to resources Recommend Favorite