Short-Circuit Power Reduction by Using High-Threshold Transistors

By Morgenshtein Arkadiy  

Journal of Low Power Electronics and Applications, Vol. 2, Iss. 1, 2012-03 ,pp. : 69-78

MDPI

Access to resources Recommend Favorite

Adaptative Techniques to Reduce Power in Digital Circuits

By Amrutur Bharadwaj   Mehta Nandish   Dwivedi Satyam   Gupte Ajit  

Journal of Low Power Electronics and Applications, Vol. 1, Iss. 2, 2011-07 ,pp. : 261-276

MDPI

Access to resources Recommend Favorite

Ultralow-Power SOTB CMOS Technology Operating Down to 0.4 V ^†

By Sugii Nobuyuki   Yamamoto Yoshiki   Makiyama Hideki   Yamashita Tomohiro   Oda Hidekazu   Kamohara Shiro   Yamaguchi Yasuo   Ishibashi Koichiro   Mizutani Tomoko   Hiramoto Toshiro  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 2, 2014-04 ,pp. : 65-76

MDPI

Access to resources Recommend Favorite

Timing-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS

By Mäkipää Jani   Turnquist Matthew J.   Laulainen Erkka   Koskinen Lauri  

Journal of Low Power Electronics and Applications, Vol. 2, Iss. 2, 2012-06 ,pp. : 180-196

MDPI

Access to resources Recommend Favorite

Photonic Quantum Noise Reduction with Low-Pump Parametric Amplifiers for Photonic Integrated Circuits

By Vatarescu Andre  

Photonics, Vol. 3, Iss. 4, 2016-11 ,pp. : 61-61

MDPI

Access to resources Recommend Favorite