Area efficient digital logic NOT gate using single electron box (SEB)

E-ISSN： 1779-6288|8|issue|A6-A6

ISSN： 1779-627x

Source： International Journal for Simulation and Multidisciplinary Design Optimization, Vol.8, Iss.issue, 2017-01, pp. : A6-A6

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate

EPJ Web of Conference, Vol. 75, Iss. issue, 2014-07 ,pp. : 05001-05001

Edp Sciences

Access to resources Recommend Favorite

Automated Generation of Digital Terrain Model using Point Clouds of Digital Surface Model in Forest Area

By Bandara Kande R.M.U. Samarakoon Lal Shrestha Rajendra P. Kamiya Yoshikazu

Remote Sensing, Vol. 3, Iss. 5, 2011-04 ,pp. : 845-858

MDPI

Access to resources Recommend Favorite

Noise measurements on single electron transistors using bias switching read-out

By Hakonen P. J. Kiviranta M. Penttilä J. S. Paalanen M. A.

EPJ Applied Physics (The), Vol. 11, Iss. 3, 2010-03 ,pp. : 227-229

Edp Sciences

Access to resources Recommend Favorite

Regional Estimation of Remotely Sensed Evapotranspiration Using the Surface Energy Balance-Advection (SEB-A) Method

By Liu Suhua Su Hongbo Zhang Renhua Tian Jing Chen Shaohui Wang Weizhen

Remote Sensing, Vol. 8, Iss. 8, 2016-08 ,pp. : 644-644

MDPI

Access to resources Recommend Favorite

Easy and Efficient CSO Monitoring through a Flap Gate

By Charron Alain Wiebe Cynthia Laliberté Jean-Philippe

Proceedings of the Water Environment Federation, Vol. 2012, Iss. 16, 2012-01 ,pp. : 1241-1252

Water Environment Federation

Access to resources Recommend Favorite