Robust and Energy-Efficient Ultra-Low-Voltage Circuit Design under Timing Constraints in 65/45 nm CMOS

Author: Bol David  

Publisher: MDPI

E-ISSN: 2079-9268|1|1|1-19

ISSN: 2079-9268

Source: Journal of Low Power Electronics and Applications, Vol.1, Iss.1, 2011-01, pp. : 1-19

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content