CASPER: Embedding Power Estimation and Hardware-Controlled Power Management in a Cycle-Accurate Micro-Architecture Simulation Platform for Many-Core Multi-Threading Heterogeneous Processors

Author: Datta Kushal   Mukherjee Arindam   Cao Guangyi   Tenneti Rohith   Lakshmi Vinay Vijendra Kumar   Ravindran Arun   Joshi Bharat S.  

Publisher: MDPI

E-ISSN: 2079-9268|2|1|30-68

ISSN: 2079-9268

Source: Journal of Low Power Electronics and Applications, Vol.2, Iss.1, 2012-02, pp. : 30-68

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract