Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology

Author: Linder Michael   Di Jia   Smith Scott C.  

Publisher: MDPI

E-ISSN: 2079-9268|3|4|300-336

ISSN: 2079-9268

Source: Journal of Low Power Electronics and Applications, Vol.3, Iss.4, 2013-10, pp. : 300-336

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content