Delay Insensitive Ternary CMOS Logic for Secure Hardware

Author： Nair Ravi S. P.   Smith Scott C.   Di Jia  

Publisher： MDPI

E-ISSN： 2079-9268|5|3|183-215

ISSN： 2079-9268

Source： Journal of Low Power Electronics and Applications, Vol.5, Iss.3, 2015-09, pp. : 183-215

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology

By Linder Michael   Di Jia   Smith Scott C.  

Journal of Low Power Electronics and Applications, Vol. 3, Iss. 4, 2013-10 ,pp. : 300-336

MDPI

Access to resources Recommend Favorite

CMOS MEMS Fabrication Technologies and Devices

By Qu Hongwei  

Micromachines, Vol. 7, Iss. 1, 2016-01 ,pp. : 14-14

MDPI

Access to resources Recommend Favorite

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology

By Muñoz-Gamarra Jose Luis   Uranga Arantxa   Barniol Nuria  

Micromachines, Vol. 7, Iss. 2, 2016-02 ,pp. : 30-30

MDPI

Access to resources Recommend Favorite

A Low-Power Hardware-Friendly Binary Decision Tree Classifier for Gas Identification

By Li Qingzheng   Bermak Amine  

Journal of Low Power Electronics and Applications, Vol. 1, Iss. 1, 2011-03 ,pp. : 45-58

MDPI

Access to resources Recommend Favorite

Error Detection and Recovery Techniques for Variation-Aware CMOS Computing: A Comprehensive Review †

By Crop Joseph   Krimer Evgeni   Moezzi-Madani Nariman   Pawlowski Robert   Ruggeri Thomas   Chiang Patrick   Erez Mattan  

Journal of Low Power Electronics and Applications, Vol. 1, Iss. 3, 2011-10 ,pp. : 334-356

MDPI

Access to resources Recommend Favorite