Comparative Study of Charge Trapping Type SOI-FinFET Flash Memories with Different Blocking Layer Materials ^†

By Liu Yongxun   Nabatame Toshihide   Matsukawa Takashi   Endo Kazuhiko   O’uchi Shinichi   Tsukada Junichi   Yamauchi Hiromi   Ishikawa Yuki   Mizubayashi Wataru   Morita Yukinori   Migita Shinji   Ota Hiroyuki   Chikyow Toyohiro   Masahara Meishoku  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 2, 2014-06 ,pp. : 153-167

MDPI

Access to resources Recommend Favorite

Architectural Techniques for Improving the Power Consumption of NoC-Based CMPs: A Case Study of Cache and Network Layer

By Ofori-Attah Emmanuel   Bhebhe Washington   Opoku Agyeman Michael  

Journal of Low Power Electronics and Applications, Vol. 7, Iss. 2, 2017-05 ,pp. : 14-14

MDPI

Access to resources Recommend Favorite

Impacts of Work Function Variation and Line-Edge Roughness on TFET and FinFET Devices and 32-Bit CLA Circuits †

By Chen Yin-Nien   Chen Chien-Ju   Fan Ming-Long   Hu Vita Pi-Ho   Su Pin   Chuang Ching-Te  

Journal of Low Power Electronics and Applications, Vol. 5, Iss. 2, 2015-05 ,pp. : 101-115

MDPI

Access to resources Recommend Favorite

Integration of a Droplet-Based Microfluidic System and Silicon Nanoribbon FET Sensor

By Afrasiabi Roodabeh   Soderberg Lovisa M.   Joensson Haakan N.   Björk Per   Andersson Svahn Helene   Linnros Jan  

Micromachines, Vol. 7, Iss. 8, 2016-08 ,pp. : 134-134

MDPI

Access to resources Recommend Favorite

Two-Layer Error Control Codes Combining Rectangular and Hamming Product Codes for Cache Error

By Zhang Meilin   Ampadu Paul  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 1, 2014-02 ,pp. : 44-62

MDPI

Access to resources Recommend Favorite