Fully parallel write/read in resistive synaptic array for accelerating on-chip learning

Publisher： IOP Publishing

E-ISSN： 1361-6528|26|45|455204-455212

ISSN： 0957-4484

Source： Nanotechnology, Vol.26, Iss.45, 2015-11, pp. : 455204-455212

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

On-chip high density droplet-on-template (DOT) array

By  

Journal of Micromechanics and Microengineering, Vol. 25, Iss. 1, 2015-01 ,pp. : 17001-17006

IOP Publishing

Access to resources Recommend Favorite

Design of an on-chip microscale nanoassembly system

By Gorman Jason J.   Kim Yong-Sik   Vladar Andras E.   Dagalakis Nicholas G.  

International Journal of Nanomanufacturing, Vol. 1, Iss. 6, 2008-04 ,pp. : 710-721

Inderscience Publishers

Access to resources Recommend Favorite

Digital-noise reduction with on-chip inductors

By Dima M.   Becks K.  

Instruments and Experimental Techniques, Vol. 49, Iss. 3, 2006-05 ,pp. : 361-370

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

On-chip enucleation of an oocyte by untethered microrobots

By Ichikawa Akihiko   Sakuma Shinya   Sugita Masakuni   Shoda Tatsuro   Tamakoshi Takahiro   Akagi Satoshi   Arai Fumihito  

Journal of Micromechanics and Microengineering, Vol. 24, Iss. 9, 2014-09 ,pp. : 95004-95011

IOP Publishing

Access to resources Recommend Favorite

Modeling of On-Chip Optical Nonreciprocity with an Active Microcavity

By Wen Jianming   Jiang Xiaoshun   Zhang Mengzhen   Jiang Liang   Hua Shiyue   Wu Hongya   Yang Chao   Xiao Min  

Photonics, Vol. 2, Iss. 2, 2015-05 ,pp. : 498-508

MDPI

Access to resources Recommend Favorite