Multi-bit upset aware hybrid error-correction for cache in embedded processors

Author: Jiaqi Dong   Keni Qiu   Weigong Zhang   Jing Wang   Zhenzhen Wang   Lihua Ding  

Publisher: IOP Publishing

ISSN: 1674-4926

Source: Journal of Semiconductors, Vol.36, Iss.11, 2015-11, pp. : 114006-114010

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract