A clock generator for a high-speed high-resolution pipelined A/D converter

By Lei Zhao   Yintang Yang   Zhangming Zhu   Lianxi Liu  

Journal of Semiconductors, Vol. 34, Iss. 2, 2013-02 ,pp. : 25003-25008

IOP Publishing

Access to resources Recommend Favorite

Built-in Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers

By Lo H-Y.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 245-269

Springer Publishing Company

Access to resources Recommend Favorite

A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers

By Nummer M.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 299-314

Springer Publishing Company

Access to resources Recommend Favorite

A Realistic Timing Test Model and Its Applications in High-Speed Interconnect Devices

By Wang Baosheng  

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 621-630

Springer Publishing Company

Access to resources Recommend Favorite

A high-speed algorithmic ADC

By Riewruja Vanchai   Chaikla Amphawan  

International Journal of Electronics, Vol. 91, Iss. 12, 2004-12 ,pp. : 719-733

Taylor & Francis Ltd

Access to resources Recommend Favorite