A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers

Author: Nummer M.  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.19, Iss.3, 2003-06, pp. : 299-314

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract