Analysis and optimisation of the convergence behaviour of the single channel digital tanlock loop

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.9, 2013-09, pp. : 1296-1308

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Time Delay Digital Tanlock Loop with Broad Lock Range Using Chaos Control Technique

By Nasir Qassim

Wireless Personal Communications, Vol. 41, Iss. 1, 2007-04 ,pp. : 135-144

Springer Publishing Company

Access to resources Recommend Favorite

Tanlock loop noise reduction using an optimised phase detector

By Al-kharji Al-Ali Omar Anani Nader Al-Qutayri Mahmoud Al-Araji Saleh

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 746-761

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analysis and optimisation of the HIPERLAN Channel Access Contention Scheme

By Chevrel S.

Wireless Personal Communications, Vol. 4, Iss. 1, 1997-01 ,pp. : 27-39

Springer Publishing Company

Access to resources Recommend Favorite

Convergence Analysis of the Cascaded 2nd Order Dual Servo Loop Adaptive Line Equalizer

By Yoo Kwisung

Analog Integrated Circuits and Signal Processing, Vol. 45, Iss. 2, 2005-11 ,pp. : 183-190

Springer Publishing Company

Access to resources Recommend Favorite

On-Channel Repeater Design Issues for Digital Video Broadcasting Single Frequency Networks

International Journal of Sensors Wireless Communications and Control, Vol. 1, Iss. 1, 2011-06 ,pp. : 24-32

Bentham Science Publishers

Access to resources Recommend Favorite