A low-power VLSI implementation for fast full-search variable block size motion estimation

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.9, 2013-09, pp. : 1240-1255

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A hierarchical design methodology for full-search block matching motion estimation

By Rehan Mohamed El-Kharashi M. Gebali Fayez

Multidimensional Systems and Signal Processing, Vol. 17, Iss. 4, 2006-12 ,pp. : 327-341

Springer Publishing Company

Access to resources Recommend Favorite

Low-power VLSI synthesis of DSP systems

By Sharma S. Attri S. Chauhan R.C.

Integration, the VLSI Journal, Vol. 36, Iss. 1, 2003-09 ,pp. : 41-54

Elsevier

Access to resources Recommend Favorite

Fast low-power full-adders based on bridge style minority function and multiplexer for nanoscale

By Ebrahimi Seyyed Ashkan Keshavarzian Peiman

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 727-745

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Low-Power Block-Matching Cell for Video Compression

By Tartagni M.

Analog Integrated Circuits and Signal Processing, Vol. 27, Iss. 3, 2001-05 ,pp. : 259-271

Springer Publishing Company

Access to resources Recommend Favorite

A Low-Power Wide-Dynamic-Range Analog VLSI Cochlea

By Sarpeshkar R.

Analog Integrated Circuits and Signal Processing, Vol. 16, Iss. 3, 1998-08 ,pp. : 245-274

Springer Publishing Company

Access to resources Recommend Favorite