Fast low-power full-adders based on bridge style minority function and multiplexer for nanoscale

Author： Ebrahimi Seyyed Ashkan Keshavarzian Peiman

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.6, 2013-06, pp. : 727-745

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A low-power VLSI implementation for fast full-search variable block size motion estimation

By Li Peng Tang Hua

International Journal of Electronics, Vol. 100, Iss. 9, 2013-09 ,pp. : 1240-1255

Taylor & Francis Ltd

Access to resources Recommend Favorite

Performance exploration of adder architectures for small to moderate-sized low-power, high-performance adders

By Gupta Anu Shekhar Chandra

Microelectronics International, Vol. 22, Iss. 3, 2005-03 ,pp. : 20-27

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Optimized transmission gate-based CMOS full adders: design and analysis

By Lam Ringo Wai-Kit Li Chi-Kwong

International Journal of Electronics, Vol. 88, Iss. 9, 2001-09 ,pp. : 1001-1013

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analysis of ATPMOS configurations-based 4 × 1 multiplexer with estimation of power and delay

International Journal of Electronics, Vol. 101, Iss. 7, 2014-07 ,pp. : 1006-1018

Taylor & Francis Ltd

Access to resources Recommend Favorite

A low-power time-domain VCO-based ADC in 65 nm CMOS

By Chenluan Wang Shengxi Diao Fujiang Lin

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105009-105014

IOP Publishing

Access to resources Recommend Favorite