Maximising area-constrained partial fault tolerance in reconfigurable logic using selection criteria

Author: Foster David L.  

Publisher: Inderscience Publishers

ISSN: 1741-1068

Source: International Journal of Embedded Systems, Vol.5, Iss.1-2, 2013-02, pp. : 81-94

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract