Energy-efficient Hardware Accelerators for the SA-DCT and Its Inverse

ISSN： 0922-5773

Source： Journal of VLSI Signal Processing, Vol.47, Iss.2, 2007-05, pp. : 127-152

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs

By Ou Jingzhao Choi Seonil B. Prasanna Viktor K.

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 91-102

Inderscience Publishers

Access to resources Recommend Favorite

Energy-Efficient Computations on FPGAs

By Prasanna Viktor

The Journal of Supercomputing, Vol. 32, Iss. 2, 2005-05 ,pp. : 139-162

Springer Publishing Company

Access to resources Recommend Favorite

Efficient algorithm for automatic road sign recognition and its hardware implementation

By Souani Chokri Faiedh Hassene Besbes Kamel

Journal of Real-Time Image Processing, Vol. 9, Iss. 1, 2014-03 ,pp. : 79-93

Springer Publishing Company

Access to resources Recommend Favorite

On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC

By Kordasiewicz Roman

Journal of VLSI Signal Processing, Vol. 47, Iss. 3, 2007-06 ,pp. : 189-199

Springer Publishing Company

Access to resources Recommend Favorite

On Hardware Implementations Of DCT and Quantization Blocks for H.264/AVC

By Kordasiewicz Roman

Journal of VLSI Signal Processing, Vol. 47, Iss. 2, 2007-05 ,pp. : 93-102

Springer Publishing Company

Access to resources Recommend Favorite