An Interleaving Technique for Reducing Peak Power in Multiple-Chain Scan Circuits During Test Application

By Lee K-J.  

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 627-636

Springer Publishing Company

Access to resources Recommend Favorite

Reducing Average and Peak Test Power Through Scan Chain Modification

By Sinanoglu O.  

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 457-467

Springer Publishing Company

Access to resources Recommend Favorite

Power-Driven Routing-Constrained Scan Chain Design

By Bonhomme Y.  

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 647-660

Springer Publishing Company

Access to resources Recommend Favorite

Observation-Oriented ATPG and Scan Chain Disabling for Capture Power Reduction

By Lee Lung-Jen  

Journal of Electronic Testing, Vol. 29, Iss. 5, 2013-10 ,pp. : 625-634

Springer Publishing Company

Access to resources Recommend Favorite

Low Complexity Time Domain Interleaved Partitioning Partial Transmit Sequence Scheme for Peak-to-Average Power Ratio Reduction of Orthogonal Frequency Division Multiplexing Systems

By Wu Xinchun  

Wireless Personal Communications, Vol. 60, Iss. 2, 2011-09 ,pp. : 277-294

Springer Publishing Company

Access to resources Recommend Favorite