An Interleaving Technique for Reducing Peak Power in Multiple-Chain Scan Circuits During Test Application

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.6, 2002-12, pp. : 627-636

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Reducing Average and Peak Test Power Through Scan Chain Modification

By Sinanoglu O.

Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. : 457-467

Springer Publishing Company

Access to resources Recommend Favorite

On the Application of Dynamic Scan Chain Partitioning for Reducing Peak Shift Power

By Almukhaizim Sobeeh

Journal of Electronic Testing, Vol. 26, Iss. 4, 2010-08 ,pp. : 465-481

Springer Publishing Company

Access to resources Recommend Favorite

Multiple Scan Chain Design for Two-Pattern Testing

By Polian I.

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 37-48

Springer Publishing Company

Access to resources Recommend Favorite

Power-Driven Routing-Constrained Scan Chain Design

By Bonhomme Y.

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 647-660

Springer Publishing Company

Access to resources Recommend Favorite

A low power test pattern generation for built-in self-test based circuits

By Ye Bo

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite