Design space exploration for low-power channel decoder in embedded LDPC-H.264 joint decoding architecture

ISSN： 2042-3217

Source： International Journal of Information Technology, Communications and Convergence, Vol.1, Iss.4, 2011-12, pp. : 372-390

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture

By Dimitroulakos Grigoris Galanis Michalis Goutis Costas

The Journal of Supercomputing, Vol. 40, Iss. 2, 2007-05 ,pp. : 127-157

Springer Publishing Company

Access to resources Recommend Favorite

A Novel Design Methodology for High-Performance Programmable Decoder Cores for AA-LDPC Codes

By Mansour Mohammad Shanbhag Naresh

Journal of VLSI Signal Processing, Vol. 40, Iss. 3, 2005-07 ,pp. : 371-382

Springer Publishing Company

Access to resources Recommend Favorite

Research and design of a low-power wireless sensor networks

By Gao Zhijun Wang Hongyu Xue Chunyan Han Zhonghua

International Journal of Modelling, Identification and Control, Vol. 20, Iss. 2, 2013-08 ,pp. : 139-147

Inderscience Publishers

Access to resources Recommend Favorite

Dynamic Tag Reduction for Low-Power Caches in Embedded Systems with Virtual Memory

By Petrov Peter Orailoglu Alex

International Journal of Parallel Programming, Vol. 35, Iss. 2, 2007-04 ,pp. : 157-177

Springer Publishing Company

Access to resources Recommend Favorite

Real-time reconfigurable cache for low-power embedded systems

By Jheng Geng-Cyuan

International Journal of Embedded Systems, Vol. 4, Iss. 3-4, 2010-03 ,pp. : 235-247

Inderscience Publishers

Access to resources Recommend Favorite