Dynamically reconfigurable neuron architecture for the implementation of self-organising learning array

By Starzyk Janusz A.   Guo Yongtao   Zhu Zhineng  

International Journal of Embedded Systems, Vol. 2, Iss. 1-2, 2006-07 ,pp. : 95-105

Inderscience Publishers

Access to resources Recommend Favorite

Design space exploration for low-power channel decoder in embedded LDPC-H.264 joint decoding architecture

By Yang Yoon Seok  

International Journal of Information Technology, Communications and Convergence, Vol. 1, Iss. 4, 2011-12 ,pp. : 372-390

Inderscience Publishers

Access to resources Recommend Favorite

Efficient architecture/compiler co-exploration using analytical models

By Silvano Cristina  

Design Automation for Embedded Systems, Vol. 11, Iss. 1, 2007-03 ,pp. : 1-23

Springer Publishing Company

Access to resources Recommend Favorite

A design language for generic space-frame structure design

By Haq Manan   Rudolph Stephan  

International Journal of Computer Applications in Technology, Vol. 30, Iss. 1-2, 2007-11 ,pp. : 77-87

Inderscience Publishers

Access to resources Recommend Favorite

Partial Evaluation of Computation Process—An Approach to a Compiler-Compiler

By Futamura Y.  

LISP and Symbolic Computation, Vol. 12, Iss. 4, 1999-12 ,pp. : 381-391

Springer Publishing Company

Access to resources Recommend Favorite