Author： Savir J.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.13, Iss.1, 1998-08, pp. : 41-50
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines
Journal of Electronic Testing, Vol. 22, Iss. 4-6, 2006-12 ,pp. :
Access to resources
Recommend
Inductance Modeling for On-Chip Interconnects
By Tu S-W.
Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 1, 2003-04 ,pp. :
On-Chip Clock Faults' Detector
By Metra C.
Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. :
On-Chip Pseudorandom MEMS Testing
By Rufer L.
Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. :
CMOS blocks for on-chip RF test
Analog Integrated Circuits and Signal Processing, Vol. 49, Iss. 2, 2006-11 ,pp. :