Low jitter all digital phase locked loop based clock generator for high speed system on-chip applications

By Moorthi S.  

International Journal of Electronics, Vol. 96, Iss. 11, 2009-11 ,pp. : 1183-1189

Taylor & Francis Ltd

Access to resources Recommend Favorite

Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores

By Chen L.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 529-538

Springer Publishing Company

Access to resources Recommend Favorite

On-Chip Weighted Random Patterns

By Savir J.  

Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. : 41-50

Springer Publishing Company

Access to resources Recommend Favorite

On-Chip Pseudorandom MEMS Testing

By Rufer L.  

Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. : 233-241

Springer Publishing Company

Access to resources Recommend Favorite

Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

By Nissinen Ilkka  

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 271-280

Springer Publishing Company

Access to resources Recommend Favorite