Design for Testability Techniques at the Behavioral and Register-Transfer Levels

By dey S.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 79-91

Springer Publishing Company

Access to resources Recommend Favorite

Behavioral-Level DFT via Formal Operator Testability Measures

By Seshadri S.  

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 595-611

Springer Publishing Company

Access to resources Recommend Favorite

Testability of 2-Level AND/EXOR Circuits

By Drechsler R.  

Journal of Electronic Testing, Vol. 14, Iss. 3, 1999-06 ,pp. : 219-225

Springer Publishing Company

Access to resources Recommend Favorite

Dynamic NOR-NOR PLA design with IDDQ testability

By Wu Chi-Feng   Wang Chua-Chin   Hwang Rain-Ted   Kao Chia-Hsiung  

International Journal of Electronics, Vol. 86, Iss. 1, 1999-01 ,pp. : 79-85

Taylor & Francis Ltd

Access to resources Recommend Favorite

A design for testability approach for nano-CMOS analogue integrated circuits

By Karmani Mouna   Khedhiri Chiraz   Hamdi Belgacem   Man Ka Lok   Tourki Rached  

International Journal of Electronics, Vol. 100, Iss. 6, 2013-06 ,pp. : 837-850

Taylor & Francis Ltd

Access to resources Recommend Favorite