A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.16, Iss.1-2, 2000-02, pp. : 13-27

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Code Generation for Functional Validation of Pipelined Microprocessors

By Corno F.

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 269-278

Springer Publishing Company

Access to resources Recommend Favorite

Fast Anti-Random (FAR) Test Generation to Improve the Quality of Behavioral Model Verification

By Chen T.

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 583-594

Springer Publishing Company

Access to resources Recommend Favorite

Code mapping algorithm for custom instructions on reconfigurable instruction set processors

International Journal of Electronics, Vol. 102, Iss. 1, 2015-01 ,pp. : 18-31

Taylor & Francis Ltd

Access to resources Recommend Favorite

Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations

By Spinks S.J.

Journal of Electronic Testing, Vol. 20, Iss. 1, 2004-02 ,pp. : 11-23

Springer Publishing Company

Access to resources Recommend Favorite

Bridging Faults in Pipelined Circuits

By Favalli M.

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 617-629

Springer Publishing Company

Access to resources Recommend Favorite