Author: Park J.
Publisher: Springer Publishing Company
ISSN: 0923-8174
Source: Journal of Electronic Testing, Vol.16, Iss.1-2, 2000-02, pp. : 91-106
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Timing-driven logic restructuring for nano-hybrid circuits
By Chu Zhufei
International Journal of Electronics, Vol. 100, Iss. 5, 2013-05 ,pp. :
Defect-tolerant Logic with Nanoscale Crossbar Circuits
By Hogg Tad
Journal of Electronic Testing, Vol. 23, Iss. 2-3, 2007-06 ,pp. :