A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.17, Iss.2, 2001-04, pp. : 139-147

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Low Cost BIST for Static and Dynamic Testing of ADCs

By Gloria Flores Maria

Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. : 283-290

Springer Publishing Company

Access to resources Recommend Favorite

A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores

By Tehranipour M.H.

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 155-168

Springer Publishing Company

Access to resources Recommend Favorite

Low-Cost Testing of 5 GHz Low Noise Amplifiers Using New RF BIST Circuit

By Ryu Jee-Youl

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 571-581

Springer Publishing Company

Access to resources Recommend Favorite

A BIST Scheme for SNDR Testing of ΣΔ ADCs Using Sine-Wave Fitting

By Rolíndez Luis

Journal of Electronic Testing, Vol. 22, Iss. 4-6, 2006-12 ,pp. : 325-335

Springer Publishing Company

Access to resources Recommend Favorite

Scalable Delay Fault BIST for Use with Low-Cost ATE

By Polian Ilia

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 181-197

Springer Publishing Company

Access to resources Recommend Favorite