A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages

Author: Vedula V.M.  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.19, Iss.2, 2003-04, pp. : 149-160

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract