Author： Li Huawei
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.21, Iss.2, 2005-04, pp. : 181-195
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
Clock Faults Induced Min and Max Delay Violations
By Rossi D. Omaña M. Cazeaux J. Metra C. Mak T.
Journal of Electronic Testing, Vol. 30, Iss. 1, 2014-02 ,pp. :
Crosstalk Induced Fault Analysis and Test in DRAMs
Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. :
The Coupling Model for Function and Delay Faults
By Yi Joonhwan
Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. :