Synthesis of Scan Chains for Netlist Descriptions at RT-Level

By Huang Y.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 189-201

Springer Publishing Company

Access to resources Recommend Favorite

Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation

By Navabi Zainalabedin  

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 575-589

Springer Publishing Company

Access to resources Recommend Favorite

Fault coverage improvement of linear analogue circuits based on error signal analysis

By Wong Mike W. T.   Zhou Yingquan   Lee Y. S.  

International Journal of Electronics, Vol. 84, Iss. 2, 1998-02 ,pp. : 137-146

Taylor & Francis Ltd

Access to resources Recommend Favorite

Survey and Evaluation of Automated Model Generation Techniques for High Level Modeling and High Level Fault Modeling

By Xia Likun   Farooq Muhammad   Bell Ian   Hussin Fawnizu   Malik Aamir  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 861-877

Springer Publishing Company

Access to resources Recommend Favorite

Performance Evaluation of Packet Mobile Communications through Level Crossing Analysis

By Graziosi F.  

Wireless Personal Communications, Vol. 21, Iss. 2, 2002-05 ,pp. : 141-162

Springer Publishing Company

Access to resources Recommend Favorite